Abstract--This paper investigated the effect of the output cable resistance to the stability of the parallel DC/DC converters system via primary droop current sharing controller. Firstly, the two-port equivalent network of the buck derived converter was modeled and then the control block diagram of the interconnection system with integrated controller was also built. Although the DC/DC converter with primary droop current sharing controller obtains a stable design, the parallel DC/DC converters system with respect to different cable resistances might be unstable. When the cable resistance is reduced, the phase margin of the interconnected system will reduce and even worst get to instability. Furthermore, the design procedures of the integrated controller and output voltage droop characteristic are provided. Finally, some simulation and experimental results demonstrated the findings in a prototype parallel DC/DC converters system. Index Terms-DC/DC converter, current sharing control.
I. INTRODUCTION
In the server system infrastructure, the parallel DC/DC converters system plays a key role to provide low voltage and high output current capability through the delicate designed interconnected system. In order to obtain equal current sharing control in the parallel DC/DC converters system, the current sharing control should be designed. The most prevailing current sharing control scheme is the active current sharing control scheme, especially, the master slave and average current sharing controls [1] [2] [3] [4] [5] [6] [7] . Furthermore, the literatures [2, 3] provide theoretical study on active current sharing control. However, the control system analysis of the droop current sharing control seems to have little study. Most of the investigations focused on the steady state droop voltage characteristics [8] [9] [10] [11] [12] [13] [14] .
In addition, the interconnection of the DC/DC converters to build up the parallel DC power system requires extra cable wires or copper buses. The study showed suitable cable resistance could improve the stability of the parallel DC/DC converters system [15] . This common mode stability problem by the interconnected cable resistance is very difficult to improve through the current sharing controller [3] . As a result, the larger cable resistance might improve the stability of the parallel system but increases conducted power loss and lead to reduce system efficiency. It requires a method to evaluate the stability of the parallel DC/DC converters system with respect to different cable resistances before actual implementation.
The major purpose of this paper is to investigate the stability of the parallel DC/DC converters system with respect to different cable resistances. Firstly, the small signal model of the buck derived converter was derived. Using the designed integrated controller, which consists of the voltage and droop current sharing controllers, the desired voltage loop gain profile can achieve. After design a stable DC/DC converter with primary droop current sharing control, the final interconnected system was analyzed. Through the investigation of a simple interconnected system, the phase margin will reduce as the cable resistance reduces. In addition, the Spice based circuit simulation further confirmed this phenomenon. Finally, some simulations and experimental results use to demonstrate the aforementioned findings. Figure 2 (a) shows the equivalent small signal circuits of the ith DC/DC converter. From Fig. 2(a) , the key transfer functions of the IDFSC are
II. DESIGN AND ANALYSIS OF
where 
and
where v T and dr T denote voltage and droop current sharing loop gains, respectively. Let the droop current sharing to be designed as
Substituting (11) into (9) and (10), the total loop gain can express as
In order to preserve the original voltage loop gain profile and do not affect by the droop current sharing loop, the transfer function W must meet the following criterion 1 W
Properly design the low pass filter
proper, the effect of the transfer function W to voltage loop gain could be small. As a result, the transfer function W can regard as parameter uncertainty of the plant. The great benefit of using the design droop controller depicted in (11) is that the voltage and droop current sharing controllers can integrate and implement in a single operational amplifier as shown in Fig. 1(b) . The voltage controller shown in Fig. 1 (14) . Using the pole placement scheme sugguested in [17] , the desired total loop gain can be approximated as
where the pole o designs to obtain desired bandwidth and phase margin, furthermore, the 2 p filters out the switching noise. From Fig. 2(c) , the feedback output impedance of the DC/DC converter is 
Obviously, the feedback output impedance of the DC/DC converter with primary droop current sharing control is discrepant to original feedback output impedance. In fact, the primary droop current sharing loop affects the feedback output impedance. 
Parallel DC/DC converters system analysis
In general, the stable DC/DC converter can be designed by aforementioned pole placement scheme shown in (14) . When a lot of stable DC/DC converters are parallel operation, the interconnection of the DC/DC converters to actual load forms an interconnected system. According to Fig. 1(a) and Fig. 2(c) , one can construct the control system block diagram of the interconnected system with two DC/DC converters as shown in Fig. 3(a) . Using (16) and (17) , one can simplify previous control block diagram as shown in Fig. 3(b) . The cross coupling effects of the system can observe easily. The loop gain of the interconnected system is 22 
and the loop gain of the interconnected system can be used to evaluate the stability with respect to different cable resistances.
III. SIMULATIONS AND EXPERIMENTS
In the appendix lists the parameters of the IDSFC and the output voltage droop characteristic design procedures. Furthermore, following the pole placement design method suggested in [17] , the parameters of the voltage and droop current sharing controllers are also shown in the appendix. Substituting the parameters into (1) to (6), (11) and (14), the frequency responses of the key transfer functions and loop gains show in Fig. 4 . Fig. 4(a) shows the magnitude of the transfer function di F which is always above 0 dB due to the extra current source in the small signal model. In addition, the profile of the transfer function ii A is similar to the transfer function i H with lower gain. Fig. 4(c) controller in (11), the total loop gain does not affect by the primary droop current sharing control significantly. The gain and phase margins of the DC/DC converter can be preserved and gained a stable operation. Fig. 5 shows the discrepancy of the open loop and feedback output impedances. It is interesting to find that the feedback output impedance ofi z is greater than output impedance oi z in low frequency range. However, the feedback output impedance ofi z is rolled off as frequency increased and does not have resonant peak phenomenon.
The simulation results of the parallel DC/DC converters system showed in Fig. 6 with m 1 and m 1 . 0 cable resistance, respectively. The results showed the reduction of the cable resistance led to instability and further confirmed by circuit simulation shown in Fig. 7. Fig. 7 shows the step command disturbance with respect to m 1 and m 1 . 0 cable resistance cases. Obviously, smaller cable resistance led to unstable operation of the parallel DC/DC converters system. Fig. 8 shows the key waveforms of the IDSFC. Fig. 8(a) is the primary current and primary MOSFET drain to source voltage waveforms and Fig. 8(b) is the rectified secondary voltage and output inductor current. Fig. 8(c) depicts the hot swap operation of the parallel DC/DC converter with m 1 cable resistance. Fig. 8(d) shows the actual prototype parallel DC/DC converters system. Owing to the physical layout and component size, it is very difficult to build a prototype parallel DC/DC converter system with cable resistance lower than m 1 . 0 to demonstrate the instability. Furthermore, the measured frequency Fig. 9 . The results are quite similar so the droop current sharing controller did not affect desired voltage loop gain. Furthermore, in according to the output droop voltage design procedure, the output voltage droop characteristic depicts in Fig. 10 , which is quite similar to the ideal case.
IV. CONCLUSIONS
A parallel DC/DC converters system consists of DC/DC converters with primary droop current sharing control was presented in this paper. The results demonstrated that the reduction of the cable resistance will decrease the phase margin of the interconnected system and led to instability. Properly increase the cable resistance can improve system stability, but the operating efficiency will reduce. This paper provides a method to evaluate the stability of the interconnected system. Using this method, engineer can make a tradeoff between system stability and efficiency.
APPENDIX
(1)The interleaved dual switch forward converter depicts in Fig. 1(b) 
Furthermore, the droop voltage dr V synthesizes from primary current through a low pass filter, which is proportion to output current, that is, (ii)The resistance 2 R can subsequently be determined from the maximum output voltage listed in (a1), d K , and 1 R . (iii)For a given the specification of the output voltage deviation and droop voltage, the resistances 1 R and 3 R can be found from (a4) and resistance 1 R . 
